888-388-7808

CC80TSV-0101JY




Chip Structure

  • Base Layer : P-TEOS*
  • Metal Layer : TiN / AI-0.5%Cu
  • Passivation Layer : HDP* / P-SiN

*TEOS : Tetraethoxysilane
*HDP : High Density Plasma

 

 

Specifications CC80TSV-1 CC80TSV-2
Wafer Size 8 inch 8 inch
Wafer Thickness 100μm 100μm
Chip Size 7.3mm ♦ 7.3mm ♦
Pad pitch 80μm staggered (Peripheral)
300μm Full area (Center core)
80μm staggered (Peripheral)
300μm Full area (Center core)
TOP Side
Electrode Electroless Ni/Au plating
Bump Size Φ48μm (Option: φ42um)
Bump Height 8 ~ 12um
Electrode Cu + SnAg
Bump Size 38μm ♦ (Option: φ42um)
Bump Height Cu20μm + SnAg15μm
BOTTOM Side
Electrode Electroless Ni/Au plating
Bump Size Φ48μm (Option: φ42um)
Bump Height 8 ~ 12um
Electrode Electroless Ni/Au plating
Bump Size Φ48μm (Option: φ42um)
Bump Height 8 ~ 12um
Scribe width 120μm 120μm
    ♦ Bottom Side





IPC Validation Services

New Product

.4mm Pitch eWLP Dummy Wafer-Amkor
.4mm Pitch eWLP Dummy Wafer-Amkor

Walts

Technical Center

In the News

Practical Components to Exhibit at the IPC High Reliability Forum
Practical is announcing that it will display its latest technology at the upcoming IPC High Reliability Forum and exhibition scheduled to take place May 15-17, 2018 in ... [read more]

Request Catalog

Catalog

Request or download our catalog and sign-up for our newsletter.

Continue